• Skip to primary navigation
  • Skip to main content
  • Skip to primary sidebar
  • Skip to footer

Electrical Engineering News and Products

Electronics Engineering Resources, Articles, Forums, Tear Down Videos and Technical Electronics How-To's

  • Products / Components
    • Analog ICs
    • Connectors
    • Microcontrollers
    • Power Electronics
    • Sensors
    • Test and Measurement
    • Wire / Cable
  • Applications
    • Automotive/Transportation
    • Industrial
    • IoT
    • Medical
    • Telecommunications
    • Wearables
    • Wireless
  • Resources
    • DesignFast
    • Digital Issues
    • Engineering Week
    • Oscilloscope Product Finder
    • Podcasts
    • Webinars / Digital Events
    • White Papers
    • Women in Engineering
  • Videos
    • Teschler’s Teardown Videos
    • EE Videos and Interviews
  • Learning Center
    • EE Classrooms
    • Design Guides
      • WiFi & the IOT Design Guide
      • Microcontrollers Design Guide
      • State of the Art Inductors Design Guide
    • FAQs
    • Ebooks / Tech Tips
  • EE Forums
    • EDABoard.com
    • Electro-Tech-Online.com
  • 5G

Altera Accelerates Performance with Stratix V FPGAs and OpenCL

November 15, 2013 By Aimee Kalnoskas Leave a Comment

Altera Corporation (NASDAQ: ALTR) announced the first successful demonstration of the Suricata Engine, an open-source Network Intrusion Detection and Prevention (IDS/IPS) system. The demonstration shows an accelerated Suricata Engine on a Stratix® V FPGA developed with the Altera SDK for OpenCL™. By leveraging the high-performance capabilities of Stratix V FPGAs and the computing acceleration of OpenCL, this demonstration is ideal for government applications requiring fast traffic and monitoring performance. Altera will be showing this demonstration at MILCOM 2013, November 18-20, in San Diego, Calif., in booth #615.

Altera Accelerates Performance with Stratix V FPGAs and OpenCL

Designers of government applications, specifically internet security systems, are challenged with implementing an object-oriented approach to threat detection and modeling while still retaining the ability to quickly update threat models. By leveraging the hardware and software acceleration on a Stratix V FPGA, and the Altera SDK for OpenCL for direct programming, customers can implement threat modeling and detection engines like Suricata to achieve high data rates and low-latency operations for the system.

Altera is partnering with the Open Information Security Foundation (OISF) to deliver open source IDS/IPS FPGA-based solutions, including Suricata. OISF is a non-profit foundation made up of software developers and security professionals committed to engaging the open-source security community in order to identify current and future IDS/IPS solutions.

“Designers of government and security systems are looking for open-source solutions that enable them to prevent, detect and respond to threats in the rapidly changing cyber security market,” said Ian Land, senior manager, Military, Aerospace and Government product line at Altera. “Altera worked with the OISF to make the Suricata Engine available for use on Altera FPGAs to deliver a power-efficient platform to protect government and commercial systems from cyber attacks.”

“The OISF is pleased to have Altera as a gold-level consortium member,” said Matt Jonkman, President of the OISF. “The OpenCL version of the Suricata engine on Altera FPGAs, is a valuable tool to the open-source security community.”
Stratix V FPGAs are an ideal demonstration for the Suricata engine since they are the highest performance FPGAs in the industry with a two speed-grade advantage over the nearest competitor. This performance enables Suricata system designers to leverage the full bandwidth of an FPGA. When combined with the Altera SDK for OpenCL, open-source customers can bring secure solutions to market faster.

The Altera SDK for OpenCL is the industry’s only FPGA-optimized solution to conform with the OpenCL specification as defined by the Khronos Group. The Altera SDK for OpenCL provides a software-friendly programming environment to design high-performance FPGA-based systems.

Pricing and Availability

Altera Stratix V FPGAs are available now in volume production. The Suricata demonstration using Stratix V OpenCL will be shown at MILCOM 2013 in the Altera booth #615.

The Altera SDK for OpenCL is currently available for download on Altera’s website or through the purchase of an Altera Preferred Partner OpenCL board. The annual software subscription for the SDK for OpenCL is $995.

Altera
www.altera.com

DesignFast Banner version: 03ee7d4c

Filed Under: Applications Tagged With: altera

Reader Interactions

Leave a Reply Cancel reply

You must be logged in to post a comment.

This site uses Akismet to reduce spam. Learn how your comment data is processed.

Primary Sidebar

EE Training Center Classrooms

EE Classrooms

Featured Resources

  • EE World Online Learning Center
  • CUI Devices – CUI Insights Blog
  • EE Classroom: Power Delivery
  • EE Classroom: Building Automation
  • EE Classroom: Aerospace & Defense
  • EE Classroom: Grid Infrastructure
Search Millions of Parts from Thousands of Suppliers.

Search Now!
design fast globle

R&D World Podcasts

R&D 100 Episode 7
See More >

Current Digital Issue

Our second 5G Handbook is now available

Featuring 15 articles, the 2022 5G Handbook looks at private networks, timing, connectivity, latency, mmWaves, test, and other topics.

Digital Edition Back Issues

Sponsored Content

Positioning in 5G NR – A look at the technology and related test aspects

Radar, NFC, UV Sensors, and Weather Kits are Some of the New RAKwireless Products for IoT

5G Connectors: Enabling the global 5G vision

Control EMI with I-PEX ZenShield™ Connectors

Speed-up time-to-tapeout with the Aprisa digital place-and-route system and Solido Characterization Suite

Siemens Analogue IC Design Simulation Flow

More Sponsored Content >>

RSS Current EDABoard.com discussions

  • Tuning the antenna to be conjugately matched to input impedance of the die
  • about ATmega328 ADC pins
  • Netlist physical name update
  • nt1065_USB3 gnss receiver
  • LLC HB with synchronous rectifiers can be very dodgy?

RSS Current Electro-Tech-Online.com Discussions

  • PC/laptop working and processing so much harder when data is low quality
  • undefined reference header file in proteus
  • Capacitor to eliminate speaker hum
  • Decapped Chip On Board
  • Sony KV-A2913E (chassis AE1C) auto shuts off after one minute

Oscilloscopes Product Finder

Footer

EE World Online

EE WORLD ONLINE NETWORK

  • 5G Technology World
  • Analog IC Tips
  • Battery Power Tips
  • Connector Tips
  • DesignFast
  • EDABoard Forums
  • Electro-Tech-Online Forums
  • Engineer's Garage
  • Microcontroller Tips
  • Power Electronic Tips
  • Sensor Tips
  • Test and Measurement Tips
  • Wire & Cable Tips

EE WORLD ONLINE

  • Subscribe to our newsletter
  • Lee's teardown videos
  • Advertise with us
  • Contact us
  • About Us
Follow us on TwitterAdd us on FacebookConnect with us on LinkedIn Follow us on YouTube Add us on Instagram

Copyright © 2022 · WTWH Media LLC and its licensors. All rights reserved.
The material on this site may not be reproduced, distributed, transmitted, cached or otherwise used, except with the prior written permission of WTWH Media.

Privacy Policy