• Skip to primary navigation
  • Skip to main content
  • Skip to primary sidebar
  • Skip to footer

Electrical Engineering News and Products

Electronics Engineering Resources, Articles, Forums, Tear Down Videos and Technical Electronics How-To's

  • Products / Components
    • Analog ICs
    • Connectors
    • Microcontrollers
    • Power Electronics
    • Sensors
    • Test and Measurement
    • Wire / Cable
  • Applications
    • Automotive/Transportation
    • Industrial
    • IoT
    • Medical
    • Telecommunications
    • Wearables
    • Wireless
  • Resources
    • DesignFast
    • Digital Issues
    • Engineering Week
    • Oscilloscope Product Finder
    • Podcasts
    • Webinars / Digital Events
    • White Papers
    • Women in Engineering
  • Videos
    • Teschler’s Teardown Videos
    • EE Videos and Interviews
  • Learning Center
    • EE Classrooms
    • Design Guides
      • WiFi & the IOT Design Guide
      • Microcontrollers Design Guide
      • State of the Art Inductors Design Guide
    • FAQs
    • Ebooks / Tech Tips
  • EE Forums
    • EDABoard.com
    • Electro-Tech-Online.com
  • 5G

Low-power FPGAs target cost-sensitive applications

November 17, 2021 By Lee Teschler

The ForgeFPGA Family will address the underserved market need for relatively small amounts of programmable logic that can be quickly and efficiently designed into
cost-sensitive applications. The ForgeFPGA devices will provide dramatic cost savings versus other alternatives, including non-FPGA designs. By providing a high level of integration, they reduce overall board and system costs. Their projected price in volume of well under US$ 0.50, opens up applications that previously couldn’t use FPGAs due to cost constraints, including high-volume consumer and IoT applications.

The ForgeFPGA Family will serve applications that require less than 5,000 gates of logic, with initial device sizes of 1K and 2K Look Up Tables (LUTs). Standby power of lessrenesas than 20 μA is projected for the first devices, about half the power of competing devices. Users will be able to download the development software at no cost and with no license fees. The software offers two development modes to accommodate both new and experienced FPGA developers: a “macrocell mode” that uses a schematic capture-based development flow, and an “HDL” mode that provides a familiar Verilog environment for FPGA veterans.

The ForgeFPGA Family development team is the same group that introduced the highly successful GreenPAK programmable mixed-signal devices at Silego Technology, which came into the Renesas portfolio as part of the recently completed Dialog Semiconductor acquisition. The new FPGAs will use the same business model and infrastructure as the GreenPAK line: free, easy-to-use software with no license fees, and available worldwide applications support. This model has proved highly successful, with billions of GreenPAK devices already shipped amid continued growth.

“It’s exciting to see an established semiconductor vendor like Renesas tackling a long-ignored portion of the FPGA market: small, low-cost FPGAs that sip microwatts in standby mode, said Steve Leibson, Principal Analyst TIRIAS Research. “Having scooped up programmable device maker Silego with its acquisition of Dialog earlier this year, Renesas seems determined to repeat Silego’s previous success with its ultra-low-end GreenPAK line of programmable mixed-signal devices and super-simple design tools, this time in a low-end FPGA line that will appeal to many companies who just need a bit of programmable logic – a thousand gates or so – to get the job done in myriad products including billions of embedded sensors and IoT devices.”

“We are eager to extend our leadership in the small, low-cost, programmable market into FPGAs,” said Davin Lee, Vice President of the Mixed-Signal Division in Renesas’ IoT and Infrastructure Business Unit. “We know from experience and from direct conversations that these devices will appeal to companies large and small in numerous markets around the world.”

Key Features of the ForgeFPGA Family

• Very low power as low as 20 μA standby
• Very low price in volume of well under US$ 0.50
• Free, downloadable software with no license fees that includes both schematic capture and HDL modes
• Proven ability to deliver very high volumes

Renesas is preparing to offer multiple Winning Combinations featuring the new ForgeFPGA devices with complementary MCU, analog, power and timing devices. Winning Combinations provide an easy to use architecture, simplifying the design process and significantly reducing design risk for customers in a wide variety of applications.

You may also like:


  • What are system integration issues with FPGAs?

  • How does using FPGAs impact the design process?

  • What are the application considerations when selecting FPGAs?

  • FPGAs and other programmable devices – what’s the difference?

  • FAQ: MCU vs FPGA — What’s the diff?
DesignFast Banner version: 33defd07

Filed Under: FPGA, Microcontroller Tips Tagged With: renesaselectronicscorporation

Primary Sidebar

EE Training Center Classrooms

EE Classrooms

Featured Resources

  • EE World Online Learning Center
  • CUI Devices – CUI Insights Blog
  • EE Classroom: Power Delivery
  • EE Classroom: Building Automation
  • EE Classroom: Aerospace & Defense
  • EE Classroom: Grid Infrastructure
Search Millions of Parts from Thousands of Suppliers.

Search Now!
design fast globle

R&D World Podcasts

R&D 100 Episode 7
See More >

Current Digital Issue

Our second 5G Handbook is now available

Featuring 15 articles, the 2022 5G Handbook looks at private networks, timing, connectivity, latency, mmWaves, test, and other topics.

Digital Edition Back Issues

Sponsored Content

Positioning in 5G NR – A look at the technology and related test aspects

Radar, NFC, UV Sensors, and Weather Kits are Some of the New RAKwireless Products for IoT

5G Connectors: Enabling the global 5G vision

Control EMI with I-PEX ZenShield™ Connectors

Speed-up time-to-tapeout with the Aprisa digital place-and-route system and Solido Characterization Suite

Siemens Analogue IC Design Simulation Flow

More Sponsored Content >>

RSS Current EDABoard.com discussions

  • A circuit that can adjust a resistance and probing a voltage node
  • DC to DC buck converter
  • A circuit that can probe 2 currents and adjust the resistor
  • Microsoft Project 2019 dependencies
  • MOSFET ORing circuit simulation (LTspice)

RSS Current Electro-Tech-Online.com Discussions

  • Enclosure sought
  • Need help using a common power supply for two devices
  • Fletcher's Law
  • Setting the 18F24K20 to digital.
  • Multistage BJT amplifier

Oscilloscopes Product Finder

Footer

EE World Online

EE WORLD ONLINE NETWORK

  • 5G Technology World
  • Analog IC Tips
  • Battery Power Tips
  • Connector Tips
  • DesignFast
  • EDABoard Forums
  • Electro-Tech-Online Forums
  • Engineer's Garage
  • Microcontroller Tips
  • Power Electronic Tips
  • Sensor Tips
  • Test and Measurement Tips
  • Wire & Cable Tips

EE WORLD ONLINE

  • Subscribe to our newsletter
  • Lee's teardown videos
  • Advertise with us
  • Contact us
  • About Us
Follow us on TwitterAdd us on FacebookConnect with us on LinkedIn Follow us on YouTube Add us on Instagram

Copyright © 2022 · WTWH Media LLC and its licensors. All rights reserved.
The material on this site may not be reproduced, distributed, transmitted, cached or otherwise used, except with the prior written permission of WTWH Media.

Privacy Policy