IAR Systems has just announced the full support of their latest release of the IAR Embedded Workbench for RISC-V for the CoDense extension of Andes Technology’s AndeStar V5 RISC-V processor. CoDense is a patented extension of the processor’s ISA (Instruction Set Architecture) which helps IAR’s toolchain to generate a compact code – for saving flash memory on the target processor while the previously supported AndeStar V5 DSP/SIMD and Performance extensions help deliver higher application performance. IAR Systems has already supported the AndesCore RISC-V CPU IP at an early stage, offering customers a complete development toolchain including the powerful IAR C/C++ Compiler and a comprehensive debugger, which is also available in an ISO 26262 conforming functional safety certified edition.
Andes is a founding Premier member of RISC-V International and a leading supplier of high-performance/low-power 32/64-bit embedded processor IP solutions. The joint solutions from Andes and IAR Systems with their robust design methodology for safety applications help customers accelerate development including the certification process and therefore their products’ time to market. CoDense in AndeStar V5 is an Andes-extended feature for code size compression on top of the extensible RISC-V standard instructions. The extension has already been proven in more than 10 billion SoCs with AndeStar V3 processors. Besides the support for CoDense, the latest version 3.11 of the IAR Embedded Workbench for RISC-V comes with a “P” extension 0.9.11 support (Standard Extension for Packed-SIMD Instructions) and enhanced SMP (Symmetric Multi-Processing) and AMP (Asymmetric Multi-Processing) multicore debugging. Developers will also appreciate the new IAR Build and IAR C-SPY Debug extensions for Visual Studio Code, so they can utilize IAR Systems’ powerful tools for building and debugging their code within the Visual Studio Code editor.
The proven IAR Embedded Workbench is on the rise among RISC-V developers with its best-in-class code size optimizations, which allow companies to use smaller devices or add even more functionality to an existing platform. The code is generated using the toolchain’s advanced optimization technology and convinces in CoreMark tests from the EEMBC Certification Lab with its fast code and industry-leading performance. The included C-SPY Debugger gives developers full control of the application in real-time, amongst others by using complex breakpoints, profiling, code coverage, timeline with interrupt, and power logging. Fully integrated code analysis tools ensure compliance with specific standards like MISRA C (2004 and 2012) as well as the best programming practices like Common Weakness Enumeration (CWE) and CERT C Secure Coding Standard. Being certified for functional safety development itself, the IAR Embedded Workbench for RISC-V comes with a safety report and safety guide for ten different standards, e.g. for automotive or industrial applications.