Aldec, Inc. has added an automatic UVM Generator function to Riviera-PRO. The addition promises to greatly boost the productivity of Riviera-PRO users taking advantage of the benefits of the Universal Verification Methodology, which contains guidance on the creation and reuse of verification test benches. Riviera-PRO’s new function automatically creates the UVM testbench (in SystemVerilog, the […]