If a semiconductor or vacuum tube is to accurately reproduce or amplify signals on its input, it must have on its input a non-time-varying dc voltage, i.e. dc bias, the purpose of which is to keep the device in its linear operating range. Otherwise, the input signal to be reproduced may drive the device beyond […]
Cadence
Power Electronics Top Talks in March 2019 on EDABoard.com
Peer-to-peer, engineer-to-engineer questions and answers from the EDABoard.com engineering community around power electronics. Click the “Read more” link and follow the entire conversation and maybe add your two cents by logging in to EDAboard.com VFD to control 3-phase AC induction motor – I want to control the speed of a woodcutter that is equipped with […]
Electrical noise, Part 1: Introductory concepts
Electrical noise is a consideration that engineers think, talk, worry, sometimes obsess about, and deal with nearly all the time, with few exceptions. In many applications, it is the limiting factor on ultimate achievable system performance. If it were not for the existence of noise, many design situations would be far, far easier. Noise is […]
Top analog threads on EDAboard.com – September
(editor’s note: Intrigued by the problem? Have a question or another solution? Then click the “Read more” link and follow the conversation on EDAboard.com or log in to EDAboard and participate in the analog forum threads.) How do I design this darn differential amplifier? I’ve been trying to design a differential amplifier with the following […]
Memory design and verification tool automates design steps
Legato eliminates the complexity of piecing together point tools for multiple design and verification tasks and can lead to productivity gains of up to 2X when compared with previous point tool offerings, according to Cadence. The Legato Memory Solution’s cohesive design environment automates design steps and lets customers use the innovative Cadence toolset to deliver products to […]
ARM design environment aids development of mixed-signal IoT designs
Cadence Design Systems, Inc. today announced expanded support for the enhanced ARM® DesignStart™ program, including the newly added ARM Cortex®-M3 processor and the ARM CoreLink™ SDK-100 System Design Kit, which includes the fully verified CoreLink SSE-050 subsystem, enabling engineers to further accelerate the delivery of mixed-signal internet of things (IoT) designs. The Cadence® Hosted Design Solutions (HDS) design environment […]
Design software facilitates chip/package/board development efforts
Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced the Cadence® Virtuoso® System Design Platform, a formal, streamlined and automated co-design and verification flow between the Cadence Virtuoso platform and Allegro® and Sigrity™ technologies. This higher level of integration enables engineers to design concurrently across the chip, package and board. By automating what has until now been a manual process, the Virtuoso […]
The post Design software facilitates chip/package/board development efforts appeared first on Analog IC Tips.
Design software facilitates chip/package/board development efforts
Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced the Cadence® Virtuoso® System Design Platform, a formal, streamlined and automated co-design and verification flow between the Cadence Virtuoso platform and Allegro® and Sigrity™ technologies. This higher level of integration enables engineers to design concurrently across the chip, package and board. By automating what has until now been a manual process, the Virtuoso […]
Processor design simulator gives 5X better multi-core performance
Cadence Design Systems, Inc. announced the Xcelium™Parallel Simulator, the industry’s first production-ready third generation simulator. It is based on innovative multi-core parallel computing technology, enabling systems-on-chip (SoCs) to get to market faster. On average, customers can achieve 2X improved single-core performance and more than 5X improved multi-core performance versus previous generation Cadence simulators. The Cadence Xcelium […]
The post Processor design simulator gives 5X better multi-core performance appeared first on Microcontroller Tips.
FPGA-based prototyping platform includes advanced memory modeling
Cadence Design Systems, Inc. announced the new Protium™S1 FPGA-Based Prototyping Platform, which incorporates innovative implementation algorithms to boost engineering productivity. The Protium S1 platform provides front-end congruency with the Cadence® Palladium® Z1 Enterprise Emulation Platform, thereby delivering 80 percent faster design bring-up on average when compared to typical FPGA prototyping approaches. Utilizing Xilinx® Virtex™ UltraScale™ FPGA technology, the new Cadence platform […]
The post FPGA-based prototyping platform includes advanced memory modeling appeared first on Microcontroller Tips.
