• Skip to primary navigation
  • Skip to main content
  • Skip to primary sidebar
  • Skip to footer

Electrical Engineering News and Products

Electronics Engineering Resources, Articles, Forums, Tear Down Videos and Technical Electronics How-To's

  • Products / Components
    • Analog ICs
    • Connectors
    • Microcontrollers
    • Power Electronics
    • Sensors
    • Test and Measurement
    • Wire / Cable
  • Applications
    • Automotive/Transportation
    • Industrial
    • IoT
    • Medical
    • Telecommunications
    • Wearables
    • Wireless
  • Resources
    • DesignFast
    • Digital Issues
    • Engineering Week
    • Oscilloscope Product Finder
    • Podcasts
    • Webinars / Digital Events
    • White Papers
    • Women in Engineering
  • Videos
    • Teschler’s Teardown Videos
    • EE Videos and Interviews
  • Learning Center
    • EE Classrooms
    • Design Guides
      • WiFi & the IOT Design Guide
      • Microcontrollers Design Guide
      • State of the Art Inductors Design Guide
    • FAQs
    • Ebooks / Tech Tips
  • EE Forums
    • EDABoard.com
    • Electro-Tech-Online.com
  • 5G

Altera Opens the world of FPGAs to software programmers

May 6, 2013 By Aimee Kalnoskas Leave a Comment

Availability of the SDK for OpenCL enables software programmers to access the high-performance capabilities of programmable logic devices. Altera announced a Preferred Board Partner Program, allowing third-party board vendors to work closely with Altera to design optimized production boards based on Altera’s programmable devices. The availability of supported third-party boards through the Preferred Board Partner Program and an SDK for OpenCL enables software programmers to easily target high-performance FPGAs using a high-level language.

Altera’s SDK for OpenCL allows software programmers to take their OpenCL code and easily exploit the massively parallel architecture of an FPGA. Software programmers targeting FPGAs achieve higher performance at significantly lower power compared to alternative hardware architectures.

The SDK for OpenCL is designed to increase system performance in highly data-parallel computing applications featured in financial, military, broadcast, medical and a variety of other markets. Altera’s OpenCL solutions are supported by a robust ecosystem consisting of board partners, design partners, software tools and university collaboration. Altera and its partners provide the tools, hardware, libraries, reference designs and design resources necessary for developers to implement their OpenCL designs into FPGAs and reduce time-to-market.
ALTERA CORPORATION LOGO

Altera
www.altera.com

 

DesignFast Banner version: 03e1dd97

Filed Under: Applications, Industry News, Low Power, Medical Tagged With: altera

Reader Interactions

Leave a Reply Cancel reply

You must be logged in to post a comment.

This site uses Akismet to reduce spam. Learn how your comment data is processed.

Primary Sidebar

EE Training Center Classrooms

EE Classrooms

Featured Resources

  • EE World Online Learning Center
  • CUI Devices – CUI Insights Blog
  • EE Classroom: Power Delivery
  • EE Classroom: Building Automation
  • EE Classroom: Aerospace & Defense
  • EE Classroom: Grid Infrastructure
Search Millions of Parts from Thousands of Suppliers.

Search Now!
design fast globle

R&D World Podcasts

R&D 100 Episode 7
See More >

Current Digital Issue

April 2022 Special Edition: Internet of Things Handbook

How to turn off a smart meter the hard way Potential cyber attacks have a lot of people worried thanks to the recent conflict in Ukraine. So it might be appropriate to review what happened when cybersecurity fi rm FireEye’s Mandiant team demonstrated how to infiltrate the network of a North American utility. During this…

Digital Edition Back Issues

Sponsored Content

Positioning in 5G NR – A look at the technology and related test aspects

Radar, NFC, UV Sensors, and Weather Kits are Some of the New RAKwireless Products for IoT

5G Connectors: Enabling the global 5G vision

Control EMI with I-PEX ZenShield™ Connectors

Speed-up time-to-tapeout with the Aprisa digital place-and-route system and Solido Characterization Suite

Siemens Analogue IC Design Simulation Flow

More Sponsored Content >>

RSS Current EDABoard.com discussions

  • Photovoltaic MOSFET Drivers - Voltage Rating
  • UCC28070A controller ramp circuit implemented incorrectly?
  • Timing question on RX code
  • Frequency of FM transmitter not changing
  • Altium Routing: through vias being split into two blind vias. Additional question about blind via costs / benifits

RSS Current Electro-Tech-Online.com Discussions

  • software PWM
  • 200mv pulse to 12v lock
  • Background of Members Here
  • UCC28070A ramp circuit is wrong?
  • Treadmill board component burn repair

Oscilloscopes Product Finder

Footer

EE World Online

EE WORLD ONLINE NETWORK

  • 5G Technology World
  • Analog IC Tips
  • Battery Power Tips
  • Connector Tips
  • DesignFast
  • EDABoard Forums
  • Electro-Tech-Online Forums
  • Engineer's Garage
  • Microcontroller Tips
  • Power Electronic Tips
  • Sensor Tips
  • Test and Measurement Tips
  • Wire & Cable Tips

EE WORLD ONLINE

  • Subscribe to our newsletter
  • Lee's teardown videos
  • Advertise with us
  • Contact us
  • About Us
Follow us on TwitterAdd us on FacebookConnect with us on LinkedIn Follow us on YouTube Add us on Instagram

Copyright © 2022 · WTWH Media LLC and its licensors. All rights reserved.
The material on this site may not be reproduced, distributed, transmitted, cached or otherwise used, except with the prior written permission of WTWH Media.

Privacy Policy