• Skip to primary navigation
  • Skip to main content
  • Skip to primary sidebar
  • Skip to footer

Electrical Engineering News and Products

Electronics Engineering Resources, Articles, Forums, Tear Down Videos and Technical Electronics How-To's

  • Products / Components
    • Analog ICs
    • Battery Power
    • Connectors
    • Microcontrollers
    • Power Electronics
    • Sensors
    • Test and Measurement
    • Wire / Cable
  • Applications
    • 5G
    • Automotive/Transportation
    • EV Engineering
    • Industrial
    • IoT
    • Medical
    • Telecommunications
    • Wearables
    • Wireless
  • Learn
    • eBooks / Handbooks
    • EE Training Days
    • Tutorials
    • Learning Center
    • Tech Toolboxes
    • Webinars & Digital Events
  • Resources
    • White Papers
    • Educational Assets
    • Design Guide Library
    • Digital Issues
    • Engineering Diversity & Inclusion
    • LEAP Awards
    • Podcasts
    • DesignFast
  • Videos
    • EE Videos and Interviews
    • Teardown Videos
  • EE Forums
    • EDABoard.com
    • Electro-Tech-Online.com
  • Bill’s Blogs
  • Advertise
  • Subscribe

Xilinx and Analog Devices Achieve JEDEC JESD204B Interoperability

September 24, 2013 By Aimee Kalnoskas Leave a Comment

Xilinx, Inc. (NASDAQ: XLNX) and Analog Devices, Inc. (NASDAQ: ADI) announced that they have achieved JESD204B interoperability between Xilinx JESD204 LogiCORE™ IP in the Kintex®-7 FPGA and the ADI AD9250 analog-to-digital high-speed data converter. Achieving JESD204B interoperability between logic and data converter devices is a significant milestone in promoting the widespread adoption of this new technology.

Xilinx-and-Analog-Devices-Achieve-JEDEC-JESD204B-Interoperability

Transition to the high-speed transceiver based JESD204B standard opens up significant upsides for improving system performance in communications equipment. JESD204B offers manufacturers numerous advantages, including higher level system integration, deterministic latency capability, easier multi-channel synchronization, smaller and lower-cost device packages, reduced PCB complexity and cost, and better system modularization.

By demonstrating JESD204B interoperability, Xilinx and ADI have shown leadership in this important new standard, said Harpinder Matharu, senior product manager, Xilinx Communications Business Unit. Working together, Xilinx and ADI can enable manufacturers to take advantage of JESD204B to accelerate time-to-market for their new products by shortening development time, reducing system test effort, and minimizing development issues.

Interoperability testing between Xilinx FPGAs and ADI data converters is a significant milestone for analog and digital designers worldwide and it will reinforce industry confidence in this emerging high-speed converter interface. The results confirm that off-the-shelf ADI JESD204B data converters and Xilinx FPGAs work together seamlessly, said Dave Babicz, director, Global Alliances, Analog Devices. ADI’s portfolio includes the clocks, amplifiers and the other components, tools and software needed to successfully implement a JESD204B-based data converter-to-FPGA design, and together, ADI and Xilinx provide a complete and verified solution.

Developed by the JEDEC standards organization, the new JESD204B specification overcomes connectivity limitations between the logic device and the multiple data converter devices used in multi-mode wireless radios, wideband backhaul modems, ultrasound monitors and other high performance equipment. JESD204B eliminates the connectivity bottleneck, complexity and improves system performance while lowering cost.

The joint interoperability lab testing successfully validated JESD204B subclass 0 and subclass 1 (deterministic latency) functionality by running a comprehensive set of tests between the Xilinx Kintex-7 XC7K325T FPGA and ADI’s AD9250 device. Read the complete JESD204B Xilinx/Analog Devices AD9250 interoperability report here.

Xilinx JESD204 LogiCORE IP is the industry’s first JESD204B soft IP that supports continuous line rates from 1 Gb/s to 12.5 Gb/s on 1, 2, 3, 4, 5, 6, 7, or 8 lanes using GTX or GTH transceivers in Zynq®-7000, Kintex-7 and Virtex®-7 28nm devices and GTP transceivers in the 28nm Artix®-7 FPGA family. Xilinx JESD204B IP can be configured as a transmitter or receiver and supports transceiver sharing between a transmitter and receiver link.

Xilinx
www.xilinx.com

You Might Also Like

Filed Under: Applications Tagged With: xilinx

Reader Interactions

Leave a Reply Cancel reply

You must be logged in to post a comment.

This site uses Akismet to reduce spam. Learn how your comment data is processed.

Primary Sidebar

EE Engineering Training Days

engineering

Featured Contributions

zonal architecture

Addressing zonal architecture challenges in the automotive industry

zonal architecture

Addressing zonal architecture challenges in the automotive industry

A2L refrigerants drive thermal drift concerns in HVAC systems

Why outdoor charging demands specialized battery connectors

How Li-ion batteries are powering the shift in off-highway equipment

More Featured Contributions

EE Tech Toolbox

“ee
Tech Toolbox: 5G Technology
This Tech Toolbox covers the basics of 5G technology plus a story about how engineers designed and built a prototype DSL router mostly from old cellphone parts. Download this first 5G/wired/wireless communications Tech Toolbox to learn more!

EE Learning Center

EE Learning Center
“ee
EXPAND YOUR KNOWLEDGE AND STAY CONNECTED
Get the latest info on technologies, tools and strategies for EE professionals.
“bills
contribute

R&D World Podcasts

R&D 100 Episode 10
See More >

Sponsored Content

Designing for Serviceability: The Role of Interconnects in HVAC Maintenance

From Control Boards to Comfort: How Signal Integrity Drives HVAC Innovation

Built to Withstand: Sealing and Thermal Protection in HVAC Sub-Systems

Revolutionizing Manufacturing with Smart Factories

Smarter HVAC Starts at the Sub-System Level

Empowering aerospace E/E design and innovation through Siemens Xcelerator and Capital in the Cloud

More Sponsored Content >>

RSS Current EDABoard.com discussions

  • Why do fill dummy(logic)on the chip(layout)
  • Why need use TOPmetal Stacking?
  • Monte-Carlo simulation error on ADE-XL
  • Snooping Around is All
  • Identification of a 6 pin smd chip (sto-23-6) marked E2

RSS Current Electro-Tech-Online.com Discussions

  • My Advanced Realistic Humanoid Robots Project
  • Does US electric code allow branching ?
  • Fun with AI and swordfish basic
  • using a RTC in SF basic
  • Faulty heat air gun (dc motor) - problem to locate fault due to Intermittent fault
Search Millions of Parts from Thousands of Suppliers.

Search Now!
design fast globle

Footer

EE World Online

EE WORLD ONLINE NETWORK

  • 5G Technology World
  • Analog IC Tips
  • Battery Power Tips
  • Connector Tips
  • DesignFast
  • EDABoard Forums
  • Electro-Tech-Online Forums
  • Engineer's Garage
  • EV Engineering
  • Microcontroller Tips
  • Power Electronic Tips
  • Sensor Tips
  • Test and Measurement Tips

EE WORLD ONLINE

  • Subscribe to our newsletter
  • Teardown Videos
  • Advertise with us
  • Contact us
  • About Us

Copyright © 2025 · WTWH Media LLC and its licensors. All rights reserved.
The material on this site may not be reproduced, distributed, transmitted, cached or otherwise used, except with the prior written permission of WTWH Media.

Privacy Policy