• Skip to primary navigation
  • Skip to main content
  • Skip to primary sidebar
  • Skip to footer

Electrical Engineering News and Products

Electronics Engineering Resources, Articles, Forums, Tear Down Videos and Technical Electronics How-To's

  • Products / Components
    • Analog ICs
    • Connectors
    • Microcontrollers
    • Power Electronics
    • Sensors
    • Test and Measurement
    • Wire / Cable
  • Applications
    • Automotive/Transportation
    • Industrial
    • IoT
    • Medical
    • Telecommunications
    • Wearables
    • Wireless
  • Resources
    • DesignFast
    • Digital Issues
    • Engineering Week
    • Oscilloscope Product Finder
    • Podcasts
    • Webinars / Digital Events
    • White Papers
    • Women in Engineering
  • Videos
    • Teschler’s Teardown Videos
    • EE Videos and Interviews
  • Learning Center
    • EE Classrooms
    • Design Guides
      • WiFi & the IOT Design Guide
      • Microcontrollers Design Guide
      • State of the Art Inductors Design Guide
    • FAQs
    • Ebooks / Tech Tips
  • EE Forums
    • EDABoard.com
    • Electro-Tech-Online.com
  • 5G

Impedance matching and the Smith Chart, Part 2

August 28, 2017 By Bill Schweber Leave a Comment

Part 1 looked at impedance matching and the need for a complex conjugate impedance at the load, compared to the source impedance. Once the need for an impedance-matching network is determined – and it is very likely needed – the next challenge is defining and creating this network. It may seem that doing a few calculations using a software package is all that is needed, but the reality is far more complicated. The Smith chart is a very helpful graphical tool for developing the matching network.

Q: What are the challenges in impedance matching?

A: The first challenge is figuring out what the source output impedance and load impedance actually are. In some cases, such as individual components, the vendor provides this data; however, parasitics and other in-circuit factors will change these values. In many cases, impedances must be determined by a detailed model of the circuit and its many elements, which is a difficult task for high-frequency RF. In these cases, impedances must be measured. The difficulty of assessing these impedances increases with frequency.

Q: How are these impedances measured?

A: A sophisticated test instrument called a vector network analyzer (VNA), as well a test suite are used, Figure 1. The VNA sweeps across the frequency range of interest, measures the impedance, and then provides a table or graphical representation of results.

Q: Once you know the source and load impedance, what’s the next step?

A: The next step is to devise a matching network so that the source sees an impedance equal to its complex conjugate, and the load sees a source with impedance equal to its own complex conjugate. There are many topologies for implementing networks that can do this, but determining the specific values of the components within these networks is very difficult.

Q: Why is this difficult? Isn’t this just a matter of detailed calculations which can be automated?

A: Yes and no. Certainly, the component values can be worked out for a given matching-circuit topology. But the choice of “best” topology among the possible ones is a function of design priorities. Consider an analogy: you need to travel from point A (the source impedance) to point B (the load impedance). Do you take the fastest route, the shortest route, the one that is most scenic, the cheapest route, the one you have traveled before and with which you are comfortable, or one where you can stop along the way and see some sites?

It’s the same with determining the path from A to B for the matching network; it it’s not just a simple matter of observing the closest-fit curved path between the two points. You can focus on the fewest components, smallest overall footprint, the lowest cost, parts ones which are already on the BOM (bill of materials), component trimmability, or the path which is most tolerant of component variations and temperature coefficient, among many design considerations. In other words, there is no single “optimum” choice; instead, it depends on many conflicting factors.

Q: What tools can be used facilitate determining the matching component options?

A: A graphical tool called the Smith chart, named after its creator Phillip Smith, is most commonly used. This tool was developed by Smith in the 1920s when he was working on VSWR measurements and understanding the basics transmission lines at Bell Telephone Laboratories, see Reference 1.

A greatly simplified version of the chart, Figure 2, shows how it uses non-concentric curves to represent resistance, capacitance, and inductance, so any complex impedance can be plotted on the chart. While the use of the Smith chart is complicated and beyond this FAQ, it allows the user to plot the source and load impedances, and then see all the possible paths between them, see References.

In brief, the detailed chart, Figure 3, guides the selection of component types (L, R, C) and values which will take the impedance on the various paths that are possible. The design engineer looks at the components required to travel each path (their type, value, and quantity) and decides which set makes the most sense with respect to the system priorities.

Q: Isn’t a chart somewhat antiquated?

A: Yes, the paper version of the Smith chart is largely obsolete. But the usefulness of this tool is proven by the fact that many test instruments, including the VNA, plot the results on a Smith chart on their screen. This allows the user to see the results, make adjustments and changes, and see the impact of these changes.

References

  1. EDN, “The Smith chart: more vital after all these years”
  2. RF Café, “IEEE MTT-S Buys Rights to Smith Chart”
  3. Engineering and Technology Wiki, “Smith Chart”
  4. Maxim Integrated, Tutorial 742, “Impedance Matching and the Smith Chart: The Fundamentals”
  5. National Instruments, “Impedance and Impedance Matching”
  6. University of Kansas, EECs Dept., “Chapter 5 – Impedance Matching and Tuning”
  7. San Jose State University, “Impedance Matching and Matching Networks”
  8. Keysight Technologies, Smith Chart format

 

You may also like:

  • impedance
    The basics of VSWR and impedance, Part 1

  • Attenuation networks and their measurement

  • The difference between TDR instruments and scope-based TDR measurements

  • What are the applications and measurements of S-parameters? (Part 2)

  • What are the functions and principles of S-parameters (Part 1)?
DesignFast Banner version: 641873d7

Filed Under: Applications, Featured, Industry Experts, Telecommunications, Wireless Tagged With: basics, FAQ

Reader Interactions

Leave a Reply Cancel reply

You must be logged in to post a comment.

This site uses Akismet to reduce spam. Learn how your comment data is processed.

Primary Sidebar

EE Training Center Classrooms

EE Classrooms

Featured Resources

  • EE World Online Learning Center
  • CUI Devices – CUI Insights Blog
  • EE Classroom: Power Delivery
  • EE Classroom: Building Automation
  • EE Classroom: Aerospace & Defense
  • EE Classroom: Grid Infrastructure
Search Millions of Parts from Thousands of Suppliers.

Search Now!
design fast globle

R&D World Podcasts

R&D 100 Episode 7
See More >

Current Digital Issue

April 2022 Special Edition: Internet of Things Handbook

How to turn off a smart meter the hard way Potential cyber attacks have a lot of people worried thanks to the recent conflict in Ukraine. So it might be appropriate to review what happened when cybersecurity fi rm FireEye’s Mandiant team demonstrated how to infiltrate the network of a North American utility. During this…

Digital Edition Back Issues

Sponsored Content

Positioning in 5G NR – A look at the technology and related test aspects

Radar, NFC, UV Sensors, and Weather Kits are Some of the New RAKwireless Products for IoT

5G Connectors: Enabling the global 5G vision

Control EMI with I-PEX ZenShield™ Connectors

Speed-up time-to-tapeout with the Aprisa digital place-and-route system and Solido Characterization Suite

Siemens Analogue IC Design Simulation Flow

More Sponsored Content >>

RSS Current EDABoard.com discussions

  • Help with Verilog replicate operator
  • ESP Serial Communication Problem with RS232
  • How to mark layer comments in CAP of spef file using StarRC
  • MAX5389 resetting by noise
  • Simulation of resonator in HFSS

RSS Current Electro-Tech-Online.com Discussions

  • Will Header and socket hold this PCB OK?
  • Relaxation oscillator with neon or...
  • software PWM
  • MPlab8 remove page breaks in list file
  • ATOM Diy module

Oscilloscopes Product Finder

Footer

EE World Online

EE WORLD ONLINE NETWORK

  • 5G Technology World
  • Analog IC Tips
  • Battery Power Tips
  • Connector Tips
  • DesignFast
  • EDABoard Forums
  • Electro-Tech-Online Forums
  • Engineer's Garage
  • Microcontroller Tips
  • Power Electronic Tips
  • Sensor Tips
  • Test and Measurement Tips
  • Wire & Cable Tips

EE WORLD ONLINE

  • Subscribe to our newsletter
  • Lee's teardown videos
  • Advertise with us
  • Contact us
  • About Us
Follow us on TwitterAdd us on FacebookConnect with us on LinkedIn Follow us on YouTube Add us on Instagram

Copyright © 2022 · WTWH Media LLC and its licensors. All rights reserved.
The material on this site may not be reproduced, distributed, transmitted, cached or otherwise used, except with the prior written permission of WTWH Media.

Privacy Policy